


Inventors: HONGZHOU LIU et al.

"METHOD AND APPARATUS FOR QUANTIFYING TRADEOFFS FOR MULTIPLE COMPETING GOALS IN CIRCUIT DESIGN"

Attorney Docket No.: 2879-030565 Application No. 10/652,018



10
1/





FIG. I

2/10

FIG. 2



A

TO FROM A-A

Inventors: HONGZHOU LIU et al.

"METHOD AND APPARATUS FOR QUANTIFYING TRADEOFFS FOR MULTIPLE COMPETING GOALS IN CIRCUIT DESIGN"

Attorney Docket No.: 2879-030565 Application No. 10/652,018

3
—
10

FIG. 2

TO FROM A-A

A

		A	
D9 (RESISTOR)	II	SETTLING TIME (ST)	POWER (USAGE) (P)
D10 (RESISTOR)	II		
D11 (OUTPUT TRANSISTOR)	LENGTH & WIDTH	ESTIMATED AREA	TOTAL AREA (ETA)
D12 (OUTPUT TRANSISTOR)	II	AREA	

* PERFORMANCE SPECIFICATIONS TO BE COMPARED
TO CIRCUIT PERFORMANCES DETERMINED BY A
CIRCUIT SYNTHESIZER

FIG. 3

4
10


SYNTHESIZED
DESIGN POPULATION

DESIGN POINT	CIRCUIT TOPOLOGY	PERFORMANCE(S)	ORIGINAL COST	DOMINATION COST	TRADEOFF COST	RELATIVE EFFICIENCY
DPI	T_{DP1}	$GP-DPI$ • $SR P-DPI$ • $ETAP-DPI$	OC_{DPI}	DC_{DPI}	TC_{DPI}	RE_{DPI}
DP5	T_{DP5}	$GP-DP5$ • $SR P-DP5$ • $ETAP-DP5$	OC_{DP5}	DC_{DP5}	TC_{DP5}	RE_{DP5}
DP7	T_{DP7}	$GP-DP7$ • $SR P-DP7$ • $ETAP-DP7$	OC_{DP7}	DC_{DP7}	TC_{DP7}	RE_{DP7}
DPX	T_{DPX}	$GP-DPX$ • $SR P-DPX$ • $ETAP-DPX$	OC_{DPX}	DC_{DPX}	TC_{DPX}	RE_{DPX}

5/10


SYNTHESIZED
PERFORMANCE
SPECIFICATION #2
(e.g., SR)

FIG. 4



SYNTHESIZED
PERFORMANCE
SPECIFICATION #2

FIG. 5



6/10





FIG. 6

7/10



● = DESIGN POINTS WITH LOWEST TRADEOFF COST

○ = NEW DESIGN POINTS GENERATED FROM DESIGN POINTS WITH LOWEST TRADEOFF COSTS

FIG. 7

Inventors: HONGZHOU LIU et al.

"METHOD AND APPARATUS FOR QUANTIFYING TRADEOFFS FOR MULTIPLE COMPETING GOALS IN CIRCUIT DESIGN"

Attorney Docket No.: 2879-030565 Application No. 10/652,018

8/10

LAYOUT PERFORMANCE SPECIFICATIONS *	
GAIN (G)	
SLEW RATE (SR)	
UNITY GAIN FREQ. (UGF)	
INPUT OFFSET (IO)	
PHASE MARGIN (PM)	
SETTLING TIME (ST)	
POWER (USAGE) (P)	
ACTUAL TOTAL AREA (ATA)	
YIELD ESTIMATE (YE)	
DESIGN RULE COMPLIANCE (DRC)	

14

* PERFORMANCE SPECIFICATIONS TO BE COMPARED
TO CIRCUIT PERFORMANCES DETERMINED BY A
CIRCUIT SIMULATOR.

FIG. 8


FIG. 9

9
10

6

DESIGN POINT	LAYOUT	CIRCUIT LAYOUT	PERFORMANCE(S)	ORIGINAL COST	DOMINATION COST	TRADEOFF COST	RELATIVE EFFICIENCY
LDP1	L _{LDP1}	GP-LDP1 SRP-LDP1 ⋮ DRCP-LDP1	0C _{LDP1}	DC _{LDP1}	TC _{LDP1}	RE _{LDP1}	
LDP5	L _{LDP5}	GP-LDP5 SRP-LDP5 ⋮ DRCP-LDP5	0C _{LDP5}	DC _{LDP5}	TC _{LDP5}	RE _{LDP5}	
LDP7	L _{LDP7}	GP-LDP7 SRP-LDP7 ⋮ DRCP-LDP7	0C _{LDP7}	DC _{LDP7}	TC _{LDP7}	RE _{LDP7}	
LDPX	L _{LDPX}	GP-LDPX SRP-LDPX ⋮ DRCP-LDPX	0C _{LDPX}	DC _{LDPX}	TC _{LDPX}	RE _{LDPX}	

• • • • • • • •



- = LAYOUT DESIGN POINT GENERATED FROM DESIGN POINTS WITH LOWEST TRADEOFF COST
- = NEW LAYOUT DESIGN POINT GENERATED FROM LAYOUT DESIGN POINTS GENERATED FROM DESIGN POINTS WITH LOWEST TRADEOFF COSTS

FIG. 10